mira/mhardware
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

add ch585 devboard

Browse Source
This commit is contained in:
Mira
2026-02-02 00:27:36 +06:00
parent 99b5147065
commit 0f597d0b86
32 changed files with 600606 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
ch585_dev/README.md Normal file
View File

@@ -0,0 +1,12 @@
# CH584M/CH585M devboard
dev breakout for WCH CH584M/CH585M mcus, w/ NFC, BLE and USB (HS on CH585)
### Schematic
![Schematic](./ch585_dev_sch.png)
### PCB Front
![PCB Front](./ch585_dev_f.png)
### PCB Back
![PCB Back](./ch585_dev_b.png)

BIN
ch585_dev/ch585_dev-backups/ch585_dev-2026-02-02_000155.zip Normal file
View File

Binary file not shown.

BIN
ch585_dev/ch585_dev-backups/ch585_dev-2026-02-02_000818.zip Normal file
View File

Binary file not shown.

227
ch585_dev/ch585_dev.kicad_dru Normal file
View File

@@ -0,0 +1,227 @@
(version 1)
# Custom Design Rules (DRC) for KiCAD 8.0 (Stored in '<project>.kicad_dru' file).
#
# Matching JLCPCB capabilities: https://jlcpcb.com/capabilities/pcb-capabilities
#
# KiCad documentation: https://docs.kicad.org/master/id/pcbnew/pcbnew_advanced.html#custom_design_rules
#
# Inspiration
# - https://gist.github.com/darkxst/f713268e5469645425eed40115fb8b49 (with comments)
# - https://gist.github.com/denniskupec/e163d13b0a64c2044bd259f64659485e (with comments)
# TODO new rule: NPTH pads.
# Inner diameter of pad should be 0.4-0.5 mm larger than NPTH drill diameter.
# JLCPCB: "We make NPTH via dry sealing film process, if customer would like a NPTH but around with pad/copper, our engineer will dig out around pad/copper about 0.2mm-0.25mm, otherwise the metal potion will be flowed into the hole and it becomes a PTH. (there will be no copper dig out optimization for single board)."
# TODO: new rule for plated slots: min diameter/width 0.5mm
# JLCPCB: "The minimum plated slot width is 0.5mm, which is drawn with a pad."
# TODO new rule: non-plated slots: min diameter/width 1.0mm
# JLCPCB: "The minimum Non-Plated Slot Width is 1.0mm, please draw the slot outline in the mechanical layer(GML or GKO)""
# --- Drill/Hole Size ---
(rule "JLCPCB: Drill Hole Size"
# Choose between:
# 1-2 Layers
# (constraint hole_size (min 0.3mm) (max 6.3mm))
# 4-6 Layers (more costly)
# (constraint hole_size (min 0.15mm) (max 6.3mm))
# 4-6 Layers (preferred)
(constraint hole_size (min 0.2mm) (max 6.3mm))
)
(rule "JLCPCB: Via Hole Size"
(condition "A.Type == 'Via'")
# Choose between:
# 1-2 Layers
# (constraint hole_size (min 0.3mm))
# 4-6 Layers (more costly)
# (constraint hole_size (min 0.15mm))
# 4-6 Layers (preferred)
(constraint hole_size (min 0.2mm))
)
(rule "JLCPCB: Via Annular Ring"
(condition "A.Type == 'Via'")
# Choose between:
# 1-6 Layers
# (constraint annular_width (min 0.05mm))
# 1-6 Layers (preferred)
(constraint annular_width (min 0.075mm))
)
(rule "JLCPCB: PTH Hole Size"
(condition "A.Type == 'Pad' && A.Pad_Type == 'Through-hole' && A.isPlated()")
(constraint hole_size (min 0.2mm) (max 6.3mm))
)
(rule "JLCPCB: NPTH Hole Size"
(condition "A.Type == 'Pad' && A.Pad_Type == 'NPTH, mechanical' && !A.isPlated()")
(constraint hole_size (min 0.5mm))
)
# TODO: Hole to board edge ≥ 1 mm. Min. board size 10 × 10 mm.
(rule "JLCPCB: Castellated Hole Size"
(layer outer)
(condition "A.Type == 'Pad' && A.Fabrication_Property == 'Castellated pad'")
(constraint hole_size (min 0.6mm))
)
(rule "JLCPCB: PTH Annular Ring"
(condition "A.Type == 'Pad' && A.Pad_Type == 'Through-hole' && A.isPlated()")
(constraint annular_width (min 0.075mm))
)
(rule "JLCPCB: NPTH Annular Ring"
(condition "A.Type == 'Pad' && A.Pad_Type == 'NPTH, mechanical' && !A.isPlated()")
(constraint annular_width (min 0.25mm))
)
# An expensive 4-Wire Kelvin Test is automatically added for holes that are < 0.3mm with a diameter ≤ 0.4mm.
(rule "JLCPCB: Avoid 4-Wire Kelvin Test"
(condition "(A.Type == 'Via' && A.Hole < 0.3mm && A.Diameter <= 0.4mm) || (A.Type == 'Pad' && ((A.Hole_Size_X < 0.3mm && A.Size_X <= 0.4mm) || (A.Hole_Size_Y < 0.3mm && A.Size_Y <= 0.4mm)))")
# 4-6 Layers
(constraint annular_width (min 0.125mm))
)
# --- VIA Support Rules ---
(rule "JLCPCB: Only Throughhole VIAs are supported"
(condition "A.Type == 'Via'")
(constraint assertion "!(A.isBlindBuriedVia() || A.isMicroVia())")
)
# --- Minimum Clearance ---
(rule "JLCPCB: Hole to Hole Clearance (Different Nets)"
(condition "A.Net != B.Net")
(constraint hole_to_hole (min 0.5mm))
)
(rule "JLCPCB: Via Hole to Via Hole Clearance (Same Net)"
(condition "A.Type == 'Via' && B.Type == 'Via' && A.Net == B.Net")
(constraint hole_to_hole (min 0.254mm))
)
(rule "JLCPCB: Pad to Pad Clearance (Pad without Hole, Different Nets)"
(condition "A.Type == 'Pad' && (A.Pad_Type != 'Through-hole' && A.Pad_Type != 'NPTH, mechanical') && B.Type == 'Pad' && (B.Pad_Type != 'Through-hole' && B.Pad_Type != 'NPTH, mechanical') && A.Net != B.Net")
(constraint clearance (min 0.127mm))
)
(rule "JLCPCB: Pad Hole to Pad Hole Clearance (Pad with Hole, Different Nets)"
(condition "A.Type == 'Pad' && (A.Pad_Type == 'Through-hole' || A.Pad_Type == 'NPTH, mechanical') && B.Type == 'Pad' && (B.Pad_Type == 'Through-hole' || B.Pad_Type == 'NPTH, mechanical') && A.Net != B.Net")
(constraint hole_to_hole (min 0.5mm))
)
# NOTE: This is not stated specifically, but is implied by other rules.
(rule "JLCPCB: Via/Pad to Via/Pad Clearance (Different Nets)"
(condition "(A.Type == 'Pad' || A.Type == 'Via') && (B.Type == 'Pad' || B.Type == 'Via') && A.Net != B.Net")
(constraint clearance (min 0.127mm))
)
# NOTE: This is not stated specifically, but is implied by other rules.
(rule "JLCPCB: Via/Pad Hole to Via/Pad Hole Clearance (Same Net)"
(condition "(A.Type == 'Pad' || A.Type == 'Via') && (B.Type == 'Pad' || B.Type == 'Via') && A.Net == B.Net")
(constraint hole_to_hole (min 0.254mm))
)
(rule "JLCPCB: Via to Trace"
(condition "A.Type == 'Via' && B.Type == 'Track'")
(constraint hole_clearance (min 0.254mm))
)
(rule "JLCPCB: PTH to Trace"
(condition "A.Type == 'Pad' && A.Pad_Type == 'Through-hole' && A.isPlated() && B.Type == 'Track'")
(constraint hole_clearance (min 0.33mm))
)
(rule "JLCPCB: NPTH to Trace"
(condition "A.Type == 'Pad' && A.Pad_Type == 'NPTH, mechanical' && !A.isPlated() && B.Type == 'Track'")
(constraint hole_clearance (min 0.254mm))
)
(rule "JLCPCB: Pad to Trace"
(condition "A.Type == 'Pad' && (A.Pad_Type == 'Through-hole' || A.Pad_Type == 'NPTH, mechanical') && B.Type == 'Track' && A.Net != B.Net")
(constraint clearance (min 0.2mm))
)
# --- Minimum Trace Width and Spacing ---
(rule "JLCPCB: Trace Width (Outer Layer)"
(layer outer)
(condition "A.Type == 'Track'")
# Choose between:
# 1-2 Layers (1oz)
# (constraint track_width (min 0.127mm))
# 4-6 Layers (1oz and 0.5oz)
(constraint track_width (min 0.09mm))
# 1-6 Layers (2oz)
# (constraint track_width (min 0.2mm))
)
(rule "JLCPCB: Trace Spacing (Outer Layer)"
(layer outer)
(condition "A.Type == 'Track' && B.Type == 'Track'")
# Choose between:
# 1-2 Layers (1oz)
# (constraint clearance (min 0.127mm))
# 4-6 Layers (1oz and 0.5oz)
(constraint clearance (min 0.09mm))
# 1-6 Layers (2oz)
# (constraint clearance (min 0.2mm))
)
(rule "JLCPCB: Trace Width (Inner Layer)"
(layer inner)
(condition "A.Type == 'Track'")
# Choose between:
# 4-6 Layers (1oz and 0.5oz)
(constraint track_width (min 0.09mm))
# 4-6 Layers (2oz)
# (constraint track_width (min 0.2mm))
)
(rule "JLCPCB: Trace Spacing (Inner Layer)"
(layer inner)
(condition "A.Type == 'Track' && B.Type == 'Track'")
# Choose between:
# 4-6 Layers (1oz and 0.5oz)
(constraint clearance (min 0.09mm))
# 4-6 Layers (2oz)
# (constraint clearance (min 0.2mm))
)
# --- Legend ---
(rule "JLCPCB: Minimum Line Width"
(layer "?.Silkscreen")
(condition "A.Type == 'Text' || A.Type == 'Text Box'")
(constraint text_thickness (min 0.15mm))
)
(rule "JLCPCB: Minimum Text Height"
(layer "?.Silkscreen")
(condition "A.Type == 'Text' || A.Type == 'Text Box'")
(constraint text_height (min 1mm))
)
(rule "JLCPCB: Pad to Silkscreen"
(condition "A.Type == 'Pad' && ((A.existsOnLayer('F.Mask') && B.Layer == 'F.Silkscreen') || (A.existsOnLayer('B.Mask') && B.Layer == 'B.Silkscreen')) ")
(constraint silk_clearance (min 0.15mm))
)
# --- Board Outlines ---
(rule "JLCPCB: Trace to Board Edge"
(condition "A.Type == 'Track'")
# Choose between:
# Routed
(constraint edge_clearance (min 0.3mm))
# V-Cut Panel
# (constraint edge_clearance (min 0.4mm))
)

48017
ch585_dev/ch585_dev.kicad_pcb Normal file
View File

File diff suppressed because it is too large Load Diff

131
ch585_dev/ch585_dev.kicad_prl Normal file
View File

@@ -0,0 +1,131 @@
{
"board": {
"active_layer": 2,
"active_layer_preset": "",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"drc_exclusions",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_fffffff5_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "ch585_dev.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9
],
"col_widths": [
0,
0,
0,
0,
0,
0,
0,
0,
0,
0
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

651
ch585_dev/ch585_dev.kicad_pro Normal file
View File

@@ -0,0 +1,651 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"apply_defaults_to_fp_fields": false,
"apply_defaults_to_fp_shapes": false,
"apply_defaults_to_fp_text": false,
"board_outline_line_width": 0.05,
"copper_line_width": 0.2,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.05,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": true,
"text_position": 0,
"units_format": 0
},
"fab_line_width": 0.1,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.1,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.0,
"height": 1.0,
"width": 1.0
},
"silk_line_width": 0.1,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.1,
"silk_text_upright": false,
"zones": {
"min_clearance": 0.0
}
},
"diff_pair_dimensions": [
{
"gap": 0.0,
"via_gap": 0.0,
"width": 0.0
}
],
"drc_exclusions": [],
"meta": {
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "warning",
"creepage": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "warning",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_filters_mismatch": "ignore",
"footprint_symbol_mismatch": "warning",
"footprint_type_mismatch": "ignore",
"hole_clearance": "error",
"hole_to_hole": "warning",
"holes_co_located": "warning",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"mirrored_text_on_front_layer": "warning",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "warning",
"pth_inside_courtyard": "ignore",
"shorting_items": "warning",
"silk_edge_clearance": "warning",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"solder_mask_bridge": "warning",
"starved_thermal": "error",
"text_height": "warning",
"text_on_edge_cuts": "error",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_angle": "error",
"track_dangling": "warning",
"track_segment_length": "error",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "warning",
"via_dangling": "warning",
"zones_intersect": "error"
},
"rules": {
"max_error": 0.005,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.3,
"min_groove_width": 0.0,
"min_hole_clearance": 0.0,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.2,
"min_microvia_drill": 0.1,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.1,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.3,
"solder_mask_to_copper_clearance": 0.005,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_onpthpad": true,
"td_onroundshapesonly": false,
"td_onsmdpad": true,
"td_ontrackend": true,
"td_onvia": true
}
],
"teardrop_parameters": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 1,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 1,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 1,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0,
0.16,
0.2,
0.25,
0.3,
0.5,
0.6,
0.8,
0.9,
1.0,
1.2,
1.3
],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 1.0
},
"diff_pair_skew_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
},
"single_track_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
}
},
"via_dimensions": [
{
"diameter": 0.0,
"drill": 0.0
},
{
"diameter": 0.5,
"drill": 0.3
}
],
"zones_allow_external_fillets": false
},
"ipc2581": {
"dist": "",
"distpn": "",
"internal_id": "",
"mfg": "",
"mpn": ""
},
"layer_pairs": [],
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"footprint_filter": "ignore",
"footprint_link_issues": "warning",
"four_way_junction": "ignore",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"label_multiple_wires": "warning",
"lib_symbol_issues": "warning",
"lib_symbol_mismatch": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"same_local_global_label": "warning",
"similar_label_and_power": "warning",
"similar_labels": "warning",
"similar_power": "warning",
"simulation_model_issue": "ignore",
"single_global_label": "ignore",
"unannotated": "error",
"unconnected_wire_endpoint": "warning",
"undefined_netclass": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": [
"mhardware"
]
},
"meta": {
"filename": "ch585_dev.kicad_pro",
"version": 3
},
"net_settings": {
"classes": [
{
"bus_width": 12,
"clearance": 0.15,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.16,
"via_diameter": 0.5,
"via_drill": 0.3,
"wire_width": 6
}
],
"meta": {
"version": 4
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"plot": "",
"pos_files": "",
"specctra_dsn": "",
"step": "",
"svg": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"bom_export_filename": "${PROJECTNAME}.csv",
"bom_fmt_presets": [],
"bom_fmt_settings": {
"field_delimiter": ",",
"keep_line_breaks": false,
"keep_tabs": false,
"name": "CSV",
"ref_delimiter": ",",
"ref_range_delimiter": "",
"string_delimiter": "\""
},
"bom_presets": [],
"bom_settings": {
"exclude_dnp": false,
"fields_ordered": [
{
"group_by": false,
"label": "Reference",
"name": "Reference",
"show": true
},
{
"group_by": false,
"label": "Qty",
"name": "${QUANTITY}",
"show": true
},
{
"group_by": true,
"label": "Value",
"name": "Value",
"show": true
},
{
"group_by": true,
"label": "DNP",
"name": "${DNP}",
"show": true
},
{
"group_by": true,
"label": "Exclude from BOM",
"name": "${EXCLUDE_FROM_BOM}",
"show": true
},
{
"group_by": true,
"label": "Exclude from Board",
"name": "${EXCLUDE_FROM_BOARD}",
"show": true
},
{
"group_by": true,
"label": "Footprint",
"name": "Footprint",
"show": true
},
{
"group_by": false,
"label": "Datasheet",
"name": "Datasheet",
"show": true
}
],
"filter_string": "",
"group_symbols": true,
"include_excluded_from_bom": true,
"name": "Default Editing",
"sort_asc": true,
"sort_field": "Reference"
},
"connection_grid_size": 50.0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"operating_point_overlay_i_precision": 3,
"operating_point_overlay_i_range": "~A",
"operating_point_overlay_v_precision": 3,
"operating_point_overlay_v_range": "~V",
"overbar_offset_ratio": 1.23,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"space_save_all_events": true,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_dissipations": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"d907c913-5637-48db-a531-d06caa7527b7",
"Root"
]
],
"text_variables": {
"SHEETTOTAL": "1"
}
}

16833
ch585_dev/ch585_dev.kicad_sch Normal file
View File

File diff suppressed because it is too large Load Diff

2
ch585_dev/ch585_dev.round-tracks-config Normal file
View File

@@ -0,0 +1,2 @@
Default True 2.0 3
False True False

63682
ch585_dev/ch585_dev.svg Normal file
View File

File diff suppressed because it is too large Load Diff
Side by Side

After

Width:  |  Height:  |  Size: 1.2 MiB

BIN
ch585_dev/ch585_dev_b.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 84 KiB

BIN
ch585_dev/ch585_dev_f.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 174 KiB

BIN
ch585_dev/ch585_dev_sch.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 653 KiB

1
ch585_dev/fabrication-toolkit-options.json Normal file
View File

@@ -0,0 +1 @@
{"ARCHIVE_NAME": "", "EXTRA_LAYERS": "", "ALL_ACTIVE_LAYERS": false, "EXTEND_EDGE_CUT": false, "ALTERNATIVE_EDGE_CUT": false, "AUTO TRANSLATE": true, "AUTO FILL": true, "EXCLUDE DNP": false, "OPEN BROWSER": true, "NO_BACKUP_OPT": false}

184983
ch585_dev/fp-info-cache Normal file
View File

File diff suppressed because it is too large Load Diff

31
ch585_dev/production/bom.csv Normal file
View File

@@ -0,0 +1,31 @@
Designator,Footprint,Quantity,Value,LCSC Part #
AE1,Texas_SWRA117D_2.4GHz_Left,1,2.4GHz ANT,
AE2,Antenna_367x254mm,1,NFC_ANT,
"C1, L3",0805,2,10u,
"C10, C11, C12, C3, C4, C9",0603,6,100p,
"C13, C2",0805,2,2.2u,
"C14, L1, L2",0603,3,1u,
C15,0805,1,4.7u,
"C16, C17, L4",0603,3,TBD,
"C5, C6",0603,2,30p,
"C7, C8",0603,2,10n,
D1,SOT-23,1,BAT54C,
D2,0805,1,PWR_LED,
D3,0805,1,LED1,
D4,0805,1,LED2,
"J1, J3",USB_C_Receptacle_HCTL_HC-TYPE-C-16P-01A,2,USB_C_Receptacle_USB2.0_16P,
J2,U.FL_Hirose_U.FL-R-SMT-1_Vertical,1,U.FL,
J4,PinHeader_2x07_P1.27mm_Vertical_SMD,1,Touch_Panel,
"J5, J6",PinHeader_2x10_P2.54mm_Vertical,2,Conn_02x10_Odd_Even,
"R1, R14, R15, R2",0603,4,5.1k,
"R10, R11, R12, R13",0603,4,0R,
R3,0603,1,2k,
"R4, R7, R8, R9",0603,4,1k,
"R5, R6",0603,2,2R,
SW1,TS3425PA,1,BOOT,
SW2,TS3425PA,1,RST,
"TP1, TP2, TP3, TP4",TestPoint_Pad_D1.0mm,4,TestPoint_Small,
U1,QFN-48-1EP_5x5mm_P0.35mm_EP3.7x3.7mm_ThermalVias,1,~,
U2,SOT-23-5,1,RT9013-33GB,
Y1,Crystal_SMD_3215-2Pin_3.2x1.5mm,1,32.768kHz,
Y2,Crystal_SMD_3225-4Pin_3.2x2.5mm,1,32MHz ±10ppm 12pF,
1 Designator Footprint Quantity Value LCSC Part #
2 AE1 Texas_SWRA117D_2.4GHz_Left 1 2.4GHz ANT
3 AE2 Antenna_367x254mm 1 NFC_ANT
4 C1, L3 0805 2 10u
5 C10, C11, C12, C3, C4, C9 0603 6 100p
6 C13, C2 0805 2 2.2u
7 C14, L1, L2 0603 3 1u
8 C15 0805 1 4.7u
9 C16, C17, L4 0603 3 TBD
10 C5, C6 0603 2 30p
11 C7, C8 0603 2 10n
12 D1 SOT-23 1 BAT54C
13 D2 0805 1 PWR_LED
14 D3 0805 1 LED1
15 D4 0805 1 LED2
16 J1, J3 USB_C_Receptacle_HCTL_HC-TYPE-C-16P-01A 2 USB_C_Receptacle_USB2.0_16P
17 J2 U.FL_Hirose_U.FL-R-SMT-1_Vertical 1 U.FL
18 J4 PinHeader_2x07_P1.27mm_Vertical_SMD 1 Touch_Panel
19 J5, J6 PinHeader_2x10_P2.54mm_Vertical 2 Conn_02x10_Odd_Even
20 R1, R14, R15, R2 0603 4 5.1k
21 R10, R11, R12, R13 0603 4 0R
22 R3 0603 1 2k
23 R4, R7, R8, R9 0603 4 1k
24 R5, R6 0603 2 2R
25 SW1 TS3425PA 1 BOOT
26 SW2 TS3425PA 1 RST
27 TP1, TP2, TP3, TP4 TestPoint_Pad_D1.0mm 4 TestPoint_Small
28 U1 QFN-48-1EP_5x5mm_P0.35mm_EP3.7x3.7mm_ThermalVias 1 ~
29 U2 SOT-23-5 1 RT9013-33GB
30 Y1 Crystal_SMD_3215-2Pin_3.2x1.5mm 1 32.768kHz
31 Y2 Crystal_SMD_3225-4Pin_3.2x2.5mm 1 32MHz ±10ppm 12pF

BIN
ch585_dev/production/ch585_dev.zip Normal file
View File

Binary file not shown.

68
ch585_dev/production/designators.csv Normal file
View File

@@ -0,0 +1,68 @@
AE1:1
AE2:1
B1:1
B2:1
C1:1
C10:1
C11:1
C12:1
C13:1
C14:1
C15:1
C16:1
C17:1
C2:1
C3:1
C4:1
C5:1
C6:1
C7:1
C8:1
C9:1
D1:1
D2:1
D3:1
D4:1
J1:1
J2:1
J3:1
J4:1
J5:1
J6:1
JP1:1
JP2:1
JP3:1
JP4:1
KIBUZZARD-697F88F7:1
KIBUZZARD-697F890A:1
KIBUZZARD-697F8E46:1
KIBUZZARD-697F8E66:1
L1:1
L2:1
L3:1
L4:1
R1:1
R10:1
R11:1
R12:1
R13:1
R14:1
R15:1
R2:1
R3:1
R4:1
R5:1
R6:1
R7:1
R8:1
R9:1
SW1:1
SW2:1
TP1:1
TP2:1
TP3:1
TP4:1
U1:1
U2:1
Y1:1
Y2:1
1 AE1:1
2 AE2:1
3 B1:1
4 B2:1
5 C1:1
6 C10:1
7 C11:1
8 C12:1
9 C13:1
10 C14:1
11 C15:1
12 C16:1
13 C17:1
14 C2:1
15 C3:1
16 C4:1
17 C5:1
18 C6:1
19 C7:1
20 C8:1
21 C9:1
22 D1:1
23 D2:1
24 D3:1
25 D4:1
26 J1:1
27 J2:1
28 J3:1
29 J4:1
30 J5:1
31 J6:1
32 JP1:1
33 JP2:1
34 JP3:1
35 JP4:1
36 KIBUZZARD-697F88F7:1
37 KIBUZZARD-697F890A:1
38 KIBUZZARD-697F8E46:1
39 KIBUZZARD-697F8E66:1
40 L1:1
41 L2:1
42 L3:1
43 L4:1
44 R1:1
45 R10:1
46 R11:1
47 R12:1
48 R13:1
49 R14:1
50 R15:1
51 R2:1
52 R3:1
53 R4:1
54 R5:1
55 R6:1
56 R7:1
57 R8:1
58 R9:1
59 SW1:1
60 SW2:1
61 TP1:1
62 TP2:1
63 TP3:1
64 TP4:1
65 U1:1
66 U2:1
67 Y1:1
68 Y2:1

449
ch585_dev/production/netlist.ipc Normal file
View File

@@ -0,0 +1,449 @@
P CODE 00
P UNITS CUST 0
P arrayDim N
317GND VIA MD0118PA00X+025012Y-037598X0197Y0000R000S3
317/PB12 VIA MD0118PA00X+026547Y-037244X0197Y0000R000S3
317/PB12 VIA MD0118PA00X+024579Y-037244X0197Y0000R000S3
317GND VIA MD0118PA00X+023280Y-040709X0197Y0000R000S3
317GND VIA MD0118PA00X+024657Y-031102X0197Y0000R000S3
317GND VIA MD0118PA00X+023280Y-033150X0197Y0000R000S3
317GND VIA MD0118PA00X+035701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+035701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+035701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+034701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+034701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+034701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+034701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+034701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-041526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-036526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-035526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-033526X0197Y0000R000S3
317GND VIA MD0118PA00X+033701Y-032526X0197Y0000R000S3
317GND VIA MD0118PA00X+032701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+032701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+032701Y-041526X0197Y0000R000S3
317GND VIA MD0118PA00X+032701Y-040526X0197Y0000R000S3
317GND VIA MD0118PA00X+031701Y-040526X0197Y0000R000S3
317GND VIA MD0118PA00X+031701Y-032526X0197Y0000R000S3
317GND VIA MD0118PA00X+030701Y-040526X0197Y0000R000S3
317GND VIA MD0118PA00X+030701Y-032526X0197Y0000R000S3
317GND VIA MD0118PA00X+030701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+029701Y-034526X0197Y0000R000S3
317GND VIA MD0118PA00X+029701Y-032526X0197Y0000R000S3
317GND VIA MD0118PA00X+029701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+029701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+029701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+028701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+028701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+028701Y-041526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-033526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+027701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+026701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+026701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-041526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-040526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-033526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-032526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+025701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+024701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+024701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+023701Y-046526X0197Y0000R000S3
317GND VIA MD0118PA00X+023701Y-043526X0197Y0000R000S3
317GND VIA MD0118PA00X+023701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+022701Y-046526X0197Y0000R000S3
317GND VIA MD0118PA00X+022701Y-028526X0197Y0000R000S3
317GND VIA MD0118PA00X+021701Y-046526X0197Y0000R000S3
317GND VIA MD0118PA00X+021701Y-042526X0197Y0000R000S3
317GND VIA MD0118PA00X+020701Y-046526X0197Y0000R000S3
317GND VIA MD0118PA00X+020701Y-045526X0197Y0000R000S3
317GND VIA MD0118PA00X+020701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+020701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+019701Y-031526X0197Y0000R000S3
317GND VIA MD0118PA00X+019701Y-030526X0197Y0000R000S3
317GND VIA MD0118PA00X+019701Y-029526X0197Y0000R000S3
317GND VIA MD0118PA00X+019701Y-028526X0197Y0000R000S3
317NET-(J3-CC1) VIA MD0118PA00X+031941Y-031260X0197Y0000R000S3
317NET-(J3-CC1) VIA MD0118PA00X+032846Y-031260X0197Y0000R000S3
317/PB13 VIA MD0118PA00X+032098Y-033504X0197Y0000R000S3
317GND VIA MD0118PA00X+024854Y-036929X0197Y0000R000S3
317GND VIA MD0118PA00X+030366Y-034921X0197Y0000R000S3
317GND VIA MD0118PA00X+023319Y-036102X0197Y0000R000S3
317VBUS VIA MD0118PA00X+024500Y-032402X0197Y0000R000S3
317VBUS VIA MD0118PA00X+032807Y-032835X0197Y0000R000S3
317/PB12 VIA MD0118PA00X+032492Y-033465X0197Y0000R000S3
317GND VIA MD0118PA00X+027650Y-035472X0197Y0000R000S3
317GND VIA MD0118PA00X+029331Y-041535X0197Y0000R000S3
317GND VIA MD0118PA00X+026181Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+027559Y-041732X0197Y0000R000S3
317GND VIA MD0118PA00X+032283Y-043504X0197Y0000R000S3
317GND VIA MD0118PA00X+027638Y-032126X0197Y0000R000S3
317GND VIA MD0118PA00X+023386Y-044370X0197Y0000R000S3
317GND VIA MD0118PA00X+034646Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+030709Y-041339X0197Y0000R000S3
317GND VIA MD0118PA00X+025000Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+035827Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+025591Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+026260Y-040630X0197Y0000R000S3
317GND VIA MD0118PA00X+031024Y-037165X0197Y0000R000S3
317GND VIA MD0118PA00X+028661Y-041024X0197Y0000R000S3
317GND VIA MD0118PA00X+031693Y-042126X0197Y0000R000S3
317GND VIA MD0118PA00X+030512Y-042717X0197Y0000R000S3
317GND VIA MD0118PA00X+031693Y-041339X0197Y0000R000S3
317GND VIA MD0118PA00X+020925Y-043366X0197Y0000R000S3
317GND VIA MD0118PA00X+025906Y-036339X0197Y0000R000S3
317GND VIA MD0118PA00X+027638Y-034685X0197Y0000R000S3
317GND VIA MD0118PA00X+035236Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+030354Y-036890X0197Y0000R000S3
317GND VIA MD0118PA00X+027638Y-032756X0197Y0000R000S3
317GND VIA MD0118PA00X+027362Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+028543Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+028268Y-041378X0197Y0000R000S3
317GND VIA MD0118PA00X+026024Y-042205X0197Y0000R000S3
317GND VIA MD0118PA00X+029921Y-042126X0197Y0000R000S3
317GND VIA MD0118PA00X+032283Y-042323X0197Y0000R000S3
317GND VIA MD0118PA00X+032874Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+030689Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+032283Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+025906Y-036929X0197Y0000R000S3
317GND VIA MD0118PA00X+034055Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+030118Y-040748X0197Y0000R000S3
317GND VIA MD0118PA00X+027953Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+026772Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+033465Y-044094X0197Y0000R000S3
317GND VIA MD0118PA00X+032283Y-042913X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+031575Y-035197X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+032047Y-034291X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+023858Y-040709X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+023858Y-042835X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+024545Y-036693X0197Y0000R000S3
317+3V3 VIA MD0118PA00X+029862Y-036161X0197Y0000R000S3
317NET-(U1-VDCIA) VIA MD0118PA00X+030276Y-039843X0197Y0000R000S3
317NET-(U1-VDCIA) VIA MD0118PA00X+030285Y-037392X0197Y0000R000S3
317/UD+ VIA MD0118PA00X+025787Y-037638X0197Y0000R000S3
317/UD+ VIA MD0118PA00X+026575Y-037638X0197Y0000R000S3
317/ANT+ VIA MD0118PA00X+028780Y-030472X0197Y0000R000S3
317/ANT- VIA MD0118PA00X+026378Y-028937X0197Y0000R000S3
317/TCK VIA MD0118PA00X+023071Y-033602X0197Y0000R000S3
317/TCK VIA MD0118PA00X+025669Y-035276X0197Y0000R000S3
317/TIO VIA MD0118PA00X+023071Y-034055X0197Y0000R000S3
317/TIO VIA MD0118PA00X+025669Y-035669X0197Y0000R000S3
317/~{RST} VIA MD0118PA00X+020463Y-044970X0197Y0000R000S3
317/PB13 VIA MD0118PA00X+023071Y-034493X0197Y0000R000S3
317/PB13 VIA MD0118PA00X+025669Y-036024X0197Y0000R000S3
317NET-(JP3-B) VIA MD0118PA00X+028740Y-027087X0197Y0000R000S3
327GND R15 -2 A01X+031587Y-031900X0315Y0374R090S2
327NET-(J3-CC1) R15 -1 A01X+031587Y-031250X0315Y0374R090S2
327ET-(J4-PIN_14) J4 -14 A02X+030142Y-028937X0945Y0291R270S1
327ET-(J4-PIN_13) J4 -13 A02X+030142Y-030472X0945Y0291R270S1
327-PIN_12-PAD12) J4 -12 A02X+030642Y-028937X0945Y0291R270S1
327-PIN_11-PAD11) J4 -11 A02X+030642Y-030472X0945Y0291R270S1
327-PIN_10-PAD10) J4 -10 A02X+031142Y-028937X0945Y0291R270S1
327J4-PIN_9-PAD9) J4 -9 A02X+031142Y-030472X0945Y0291R270S1
327J4-PIN_8-PAD8) J4 -8 A02X+031642Y-028937X0945Y0291R270S1
327J4-PIN_7-PAD7) J4 -7 A02X+031642Y-030472X0945Y0291R270S1
327J4-PIN_6-PAD6) J4 -6 A02X+032142Y-028937X0945Y0291R270S1
327J4-PIN_5-PAD5) J4 -5 A02X+032142Y-030472X0945Y0291R270S1
327J4-PIN_4-PAD4) J4 -4 A02X+032642Y-028937X0945Y0291R270S1
327J4-PIN_3-PAD3) J4 -3 A02X+032642Y-030472X0945Y0291R270S1
327J4-PIN_2-PAD2) J4 -2 A02X+033142Y-028937X0945Y0291R270S1
327J4-PIN_1-PAD1) J4 -1 A02X+033142Y-030472X0945Y0291R270S1
327GND R14 -2 A01X+032531Y-028888X0315Y0374R270S2
327NET-(J3-CC2) R14 -1 A01X+032531Y-029537X0315Y0374R270S2
317GND J3 -S1 D0236PA00X+035711Y-028496X0394Y0630R270S0
317GND J3 -S1 D0236PA00X+034065Y-028496X0394Y0827R270S0
317GND J3 -S1 D0236PA00X+035711Y-031898X0394Y0630R270S0
317GND J3 -S1 D0236PA00X+034065Y-031898X0394Y0827R270S0
327GND J3 -B12 A01X+033813Y-031457X0236Y0512R270S2
327VBUS J3 -B9 A01X+033813Y-031142X0236Y0512R270S2
327J3-SBU2-PADB8) J3 -B8 A01X+033813Y-030886X0118Y0512R270S2
327/PB12 J3 -B7 A01X+033813Y-030492X0118Y0512R270S2
327/PB13 J3 -B6 A01X+033813Y-029902X0118Y0512R270S2
327NET-(J3-CC2) J3 -B5 A01X+033813Y-029508X0118Y0512R270S2
327VBUS J3 -B4 A01X+033813Y-029252X0236Y0512R270S2
327GND J3 -B1 A01X+033813Y-028937X0236Y0512R270S2
327GND J3 -A12 A01X+033813Y-028937X0236Y0512R270S2
327VBUS J3 -A9 A01X+033813Y-029252X0236Y0512R270S2
327J3-SBU1-PADA8) J3 -A8 A01X+033813Y-029705X0118Y0512R270S2
327/PB12 J3 -A7 A01X+033813Y-030098X0118Y0512R270S2
327/PB13 J3 -A6 A01X+033813Y-030295X0118Y0512R270S2
327NET-(J3-CC1) J3 -A5 A01X+033813Y-030689X0118Y0512R270S2
327VBUS J3 -A4 A01X+033813Y-031142X0236Y0512R270S2
327GND J3 -A1 A01X+033813Y-031457X0236Y0512R270S2
327GND C14 -2 A01X+028268Y-041014X0354Y0374R090S2
327NET-(U1-VINTA) C14 -1 A01X+028268Y-040404X0354Y0374R090S2
327NET-(JP2-B) JP2 -2 A01X+023130Y-042756X0394Y0197R000S2
327/PB19 JP2 -1 A01X+022618Y-042756X0394Y0197R000S2
327NET-(D3-K) R8 -2 A01X+024016Y-042136X0315Y0374R090S2
327NET-(JP1-A) R8 -1 A01X+024016Y-041486X0315Y0374R090S2
327/ANT- R6 -2 A01X+026417Y-030817X0315Y0374R270S2
327NET-(C10-PAD2) R6 -1 A01X+026417Y-031467X0315Y0374R270S2
327GND C3 -2 A01X+028258Y-034685X0354Y0374R180S2
327NET-(C3-PAD1) C3 -1 A01X+028868Y-034685X0354Y0374R180S2
327/~{ISP} SW1 -2 A01X+021791Y-044203X0472Y0256R000S2
327/~{ISP} SW1 -2 A01X+020098Y-044203X0472Y0256R000S2
327GND SW1 -1 A01X+021791Y-043356X0472Y0256R000S2
327GND SW1 -1 A01X+020098Y-043356X0472Y0256R000S2
327NET-(JP2-B) R9 -2 A01X+022549Y-043701X0315Y0374R180S2
327NET-(D4-K) R9 -1 A01X+023199Y-043701X0315Y0374R180S2
327GND C9 -2 A01X+028258Y-032756X0354Y0374R180S2
327NET-(C11-PAD1) C9 -1 A01X+028868Y-032756X0354Y0374R180S2
327NET-(D2-A) R7 -2 A01X+024892Y-040709X0315Y0374R000S2
327+3V3 R7 -1 A01X+024242Y-040709X0315Y0374R000S2
327NET-(AE1-PAD1) R10 -2 A01X+031496Y-043356X0315Y0374R090S2
327NET-(C17-PAD1) R10 -1 A01X+031496Y-042707X0315Y0374R090S2
317/PB18 J5 -20 D0394PA00X+020970Y-042047X0669Y0000R000S0
317/PB19 J5 -19 D0394PA00X+019970Y-042047X0669Y0000R000S0
317/PB20 J5 -18 D0394PA00X+020970Y-041047X0669Y0000R000S0
317/PB21 J5 -17 D0394PA00X+019970Y-041047X0669Y0000R000S0
317/~{ISP} J5 -16 D0394PA00X+020970Y-040047X0669Y0000R000S0
317/~{RST} J5 -15 D0394PA00X+019970Y-040047X0669Y0000R000S0
317/PB0 J5 -14 D0394PA00X+020970Y-039047X0669Y0000R000S0
317/PB1 J5 -13 D0394PA00X+019970Y-039047X0669Y0000R000S0
317/PB2 J5 -12 D0394PA00X+020970Y-038047X0669Y0000R000S0
317/PB3 J5 -11 D0394PA00X+019970Y-038047X0669Y0000R000S0
317/PB4 J5 -10 D0394PA00X+020970Y-037047X0669Y0000R000S0
317/PB5 J5 -9 D0394PA00X+019970Y-037047X0669Y0000R000S0
317/PB6 J5 -8 D0394PA00X+020970Y-036047X0669Y0000R000S0
317/PB7 J5 -7 D0394PA00X+019970Y-036047X0669Y0000R000S0
317/PB12 J5 -6 D0394PA00X+020970Y-035047X0669Y0000R000S0
317/PB13 J5 -5 D0394PA00X+019970Y-035047X0669Y0000R000S0
317/TIO J5 -4 D0394PA00X+020970Y-034047X0669Y0000R000S0
317/TCK J5 -3 D0394PA00X+019970Y-034047X0669Y0000R000S0
317VCC J5 -2 D0394PA00X+020970Y-033047X0669Y0000R000S0
317GND J5 -1 D0394PA00X+019970Y-033047X0669Y0669R000S0
327NET-(C10-PAD2) C10 -2 A01X+026407Y-032756X0354Y0374R180S2
327GND C10 -1 A01X+027018Y-032756X0354Y0374R180S2
327/NFC- TP2 -1 A01X+027303Y-036260X0394Y0000R000S2
367N/C B1 D0150UA00X+026969Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+026760Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+026551Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+026205Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+025996Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+025787Y-026772X0118Y0000R180S0
367N/C B1 D0150UA00X+026969Y-027402X0118Y0000R180S0
367N/C B1 D0150UA00X+026760Y-027402X0118Y0000R180S0
367N/C B1 D0150UA00X+026551Y-027402X0118Y0000R180S0
367N/C B1 D0150UA00X+026205Y-027402X0118Y0000R180S0
367N/C B1 D0150UA00X+025996Y-027402X0118Y0000R180S0
367N/C B1 D0150UA00X+025787Y-027402X0118Y0000R180S0
327GND C2 -2 A01X+023797Y-036297X0394Y0571R180S2
327+3V3 C2 -1 A01X+024545Y-036297X0394Y0571R180S2
327GND C11 -2 A01X+028258Y-032126X0354Y0374R180S2
327NET-(C11-PAD1) C11 -1 A01X+028868Y-032126X0354Y0374R180S2
327NET-(C7-PAD2) C7 -2 A01X+031457Y-033278X0354Y0374R270S2
327/NFCI C7 -1 A01X+031457Y-033888X0354Y0374R270S2
327+5V D1 -3 A01X+023999Y-032581X0581Y0236R045S2
327VCC D1 -2 A01X+023212Y-032324X0581Y0236R045S2
327VBUS D1 -1 A01X+023741Y-031795X0581Y0236R045S2
317NET-(JP4-B) AE2 -2 D0118PA00X+026390Y-026378X0236Y0000R000S0
317NET-(JP3-B) AE2 -1 D0118PA00X+028780Y-024803X0236Y0000R000S0
327NET-(D2-A) D2 -2 A01X+024867Y-042205X0384Y0551R180S2
327GND D2 -1 A01X+025605Y-042205X0384Y0551R180S2
327GND C17 -2 A01X+031239Y-041753X0354Y0374R315S2
327NET-(C17-PAD1) C17 -1 A01X+030808Y-042184X0354Y0374R315S2
367N/C B2 D0150UA00X+029331Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+029122Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+028913Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+028567Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+028358Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+028150Y-026772X0118Y0000R180S0
367N/C B2 D0150UA00X+029331Y-027402X0118Y0000R180S0
367N/C B2 D0150UA00X+029122Y-027402X0118Y0000R180S0
367N/C B2 D0150UA00X+028913Y-027402X0118Y0000R180S0
367N/C B2 D0150UA00X+028567Y-027402X0118Y0000R180S0
367N/C B2 D0150UA00X+028358Y-027402X0118Y0000R180S0
367N/C B2 D0150UA00X+028150Y-027402X0118Y0000R180S0
327GND R1 -2 A01X+024222Y-030945X0315Y0374R000S2
327NET-(J1-CC2) R1 -1 A01X+023573Y-030945X0315Y0374R000S2
327GND C15 -2 A01X+031417Y-037028X0394Y0571R090S2
327NET-(U1-VDCIA) C15 -1 A01X+031417Y-036280X0394Y0571R090S2
327/~{RST} SW2 -2 A01X+020098Y-044970X0472Y0256R180S2
327/~{RST} SW2 -2 A01X+021791Y-044970X0472Y0256R180S2
327GND SW2 -1 A01X+020098Y-045817X0472Y0256R180S2
327GND SW2 -1 A01X+021791Y-045817X0472Y0256R180S2
327GND J2 -2 A01X+029419Y-042766X0866Y0413R180S2
327GND J2 -2 A01X+029419Y-043927X0866Y0413R180S2
327NET-(J2-IN) J2 -1 A01X+030020Y-043346X0413Y0394R180S2
317GND J6 -20 D0394PA00X+035970Y-042047X0669Y0000R000S0
317GND J6 -19 D0394PA00X+034970Y-042047X0669Y0000R000S0
317/PA5 J6 -18 D0394PA00X+035970Y-041047X0669Y0000R000S0
317/PA4 J6 -17 D0394PA00X+034970Y-041047X0669Y0000R000S0
317/PA0 J6 -16 D0394PA00X+035970Y-040047X0669Y0000R000S0
317/PA6 J6 -15 D0394PA00X+034970Y-040047X0669Y0000R000S0
317/PA2 J6 -14 D0394PA00X+035970Y-039047X0669Y0000R000S0
317/PA1 J6 -13 D0394PA00X+034970Y-039047X0669Y0000R000S0
317/PA15 J6 -12 D0394PA00X+035970Y-038047X0669Y0000R000S0
317/PA3 J6 -11 D0394PA00X+034970Y-038047X0669Y0000R000S0
317/PA13 J6 -10 D0394PA00X+035970Y-037047X0669Y0000R000S0
317/PA14 J6 -9 D0394PA00X+034970Y-037047X0669Y0000R000S0
317/PA7 J6 -8 D0394PA00X+035970Y-036047X0669Y0000R000S0
317/PA12 J6 -7 D0394PA00X+034970Y-036047X0669Y0000R000S0
317/TXD1 J6 -6 D0394PA00X+035970Y-035047X0669Y0000R000S0
317/RXD1 J6 -5 D0394PA00X+034970Y-035047X0669Y0000R000S0
317+3V3 J6 -4 D0394PA00X+035970Y-034047X0669Y0000R000S0
317+3V3 J6 -3 D0394PA00X+034970Y-034047X0669Y0000R000S0
317GND J6 -2 D0394PA00X+035970Y-033047X0669Y0000R000S0
317GND J6 -1 D0394PA00X+034970Y-033047X0669Y0669R000S0
327GND C1 -2 A01X+023797Y-033580X0394Y0571R180S2
327+5V C1 -1 A01X+024545Y-033580X0394Y0571R180S2
327+3V3 U2 -5 A01X+024545Y-035445X0522Y0236R090S2
327D-(U2-NC-PAD4) U2 -4 A01X+023797Y-035445X0522Y0236R090S2
327+5V U2 -3 A01X+023797Y-034550X0522Y0236R090S2
327GND U2 -2 A01X+024171Y-034550X0522Y0236R090S2
327+5V U2 -1 A01X+024545Y-034550X0522Y0236R090S2
327NET-(U1-ANT) TP3 -1 A01X+028976Y-040276X0394Y0000R000S2
327GND C8 -2 A01X+030118Y-035148X0354Y0374R090S2
327/NFCM C8 -1 A01X+030118Y-034537X0354Y0374R090S2
327GND Y2 -4 A01X+027559Y-041299X0551Y0472R180S2
327NET-(U1-X32MO) Y2 -3 A01X+026693Y-041299X0551Y0472R180S2
327GND Y2 -2 A01X+026693Y-040630X0551Y0472R180S2
327NET-(U1-X32MI) Y2 -1 A01X+027559Y-040630X0551Y0472R180S2
317GND J1 -S1 D0236PA00X+020246Y-031858X0394Y0630R090S0
317GND J1 -S1 D0236PA00X+021892Y-031858X0394Y0827R090S0
317GND J1 -S1 D0236PA00X+020246Y-028457X0394Y0630R090S0
317GND J1 -S1 D0236PA00X+021892Y-028457X0394Y0827R090S0
327GND J1 -B12 A01X+022144Y-028898X0236Y0512R090S2
327VBUS J1 -B9 A01X+022144Y-029213X0236Y0512R090S2
327J1-SBU2-PADB8) J1 -B8 A01X+022144Y-029469X0118Y0512R090S2
327/UD- J1 -B7 A01X+022144Y-029862X0118Y0512R090S2
327/UD+ J1 -B6 A01X+022144Y-030453X0118Y0512R090S2
327NET-(J1-CC2) J1 -B5 A01X+022144Y-030846X0118Y0512R090S2
327VBUS J1 -B4 A01X+022144Y-031102X0236Y0512R090S2
327GND J1 -B1 A01X+022144Y-031417X0236Y0512R090S2
327GND J1 -A12 A01X+022144Y-031417X0236Y0512R090S2
327VBUS J1 -A9 A01X+022144Y-031102X0236Y0512R090S2
327J1-SBU1-PADA8) J1 -A8 A01X+022144Y-030650X0118Y0512R090S2
327/UD- J1 -A7 A01X+022144Y-030256X0118Y0512R090S2
327/UD+ J1 -A6 A01X+022144Y-030059X0118Y0512R090S2
327NET-(J1-CC1) J1 -A5 A01X+022144Y-029665X0118Y0512R090S2
327VBUS J1 -A4 A01X+022144Y-029213X0236Y0512R090S2
327GND J1 -A1 A01X+022144Y-028898X0236Y0512R090S2
327NET-(C11-PAD1) R3 -2 A01X+030108Y-033268X0315Y0374R180S2
327NET-(C7-PAD2) R3 -1 A01X+030758Y-033268X0315Y0374R180S2
327GND C16 -2 A01X+029783Y-040296X0354Y0374R315S2
327NET-(U1-ANT) C16 -1 A01X+029351Y-040728X0354Y0374R315S2
327NET-(C3-PAD1) L1 -2 A01X+028861Y-035371X0344Y0374R315S2
327/NFC+ L1 -1 A01X+028423Y-035810X0344Y0374R315S2
327NET-(U1-PA10) Y1 -2 A01X+032513Y-037605X0394Y0709R135S2
327NET-(U1-PA11) Y1 -1 A01X+031817Y-038301X0394Y0709R135S2
327/PB18 JP1 -2 A01X+022618Y-041693X0394Y0197R180S2
327NET-(JP1-A) JP1 -1 A01X+023130Y-041693X0394Y0197R180S2
327+3V3 D4 -2 A01X+022795Y-045025X0384Y0551R270S2
327NET-(D4-K) D4 -1 A01X+022795Y-045763X0384Y0551R270S2
327NET-(AE1-PAD1) TP4 -1 A01X+031496Y-044016X0394Y0000R000S2
317GND U1 -49 D0118PA00X+027362Y-038986X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027756Y-038986X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028150Y-038986X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028543Y-038986X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027362Y-038593X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027756Y-038593X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028150Y-038593X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028543Y-038593X0197Y0000R090S3
327GND U1 -49 A02X+027953Y-038396X1457Y1457R090S3
327GND U1 -49 A01X+027953Y-038396X1457Y1457R090S2
317GND U1 -49 D0118PA00X+027362Y-038199X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027756Y-038199X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028150Y-038199X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028543Y-038199X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027362Y-037805X0197Y0000R090S3
317GND U1 -49 D0118PA00X+027756Y-037805X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028150Y-037805X0197Y0000R090S3
317GND U1 -49 D0118PA00X+028543Y-037805X0197Y0000R090S3
327NET-(U1-PA10) U1 -48 A01X+028917Y-037776X0079Y0315R090S2
327NET-(U1-PA11) U1 -47 A01X+028917Y-037913X0079Y0315R090S2
327/PA12 U1 -46 A01X+028917Y-038051X0079Y0315R090S2
327/PA13 U1 -45 A01X+028917Y-038189X0079Y0315R090S2
327/PA14 U1 -44 A01X+028917Y-038327X0079Y0315R090S2
327/PA15 U1 -43 A01X+028917Y-038465X0079Y0315R090S2
327/PA3 U1 -42 A01X+028917Y-038602X0079Y0315R090S2
327/PA2 U1 -41 A01X+028917Y-038740X0079Y0315R090S2
327/PA1 U1 -40 A01X+028917Y-038878X0079Y0315R090S2
327/PA0 U1 -39 A01X+028917Y-039016X0079Y0315R090S2
327/PA6 U1 -38 A01X+028848Y-039360X0315Y0079R090S2
327/PA5 U1 -37 A01X+028711Y-039360X0315Y0079R090S2
327/PA4 U1 -36 A01X+028573Y-039360X0315Y0079R090S2
327NET-(U1-VDCIA) U1 -35 A01X+028435Y-039360X0315Y0079R090S2
327NET-(U1-ANT) U1 -34 A01X+028297Y-039360X0315Y0079R090S2
327NET-(U1-VINTA) U1 -33 A01X+028159Y-039360X0315Y0079R090S2
327NET-(U1-X32MI) U1 -32 A01X+028022Y-039360X0315Y0079R090S2
327NET-(U1-X32MO) U1 -31 A01X+027884Y-039360X0315Y0079R090S2
327/PB18 U1 -30 A01X+027746Y-039360X0315Y0079R090S2
327/PB19 U1 -29 A01X+027608Y-039360X0315Y0079R090S2
327/PB20 U1 -28 A01X+027470Y-039360X0315Y0079R090S2
327/PB21 U1 -27 A01X+027333Y-039360X0315Y0079R090S2
327/~{ISP} U1 -26 A01X+027195Y-039360X0315Y0079R090S2
327/~{RST} U1 -25 A01X+027057Y-039360X0315Y0079R090S2
327/PB0 U1 -24 A01X+026988Y-039016X0079Y0315R090S2
327/PB1 U1 -23 A01X+026988Y-038878X0079Y0315R090S2
327/PB2 U1 -22 A01X+026988Y-038740X0079Y0315R090S2
327/PB3 U1 -21 A01X+026988Y-038602X0079Y0315R090S2
327/PB4 U1 -20 A01X+026988Y-038465X0079Y0315R090S2
327/PB5 U1 -19 A01X+026988Y-038327X0079Y0315R090S2
327/PB6 U1 -18 A01X+026988Y-038189X0079Y0315R090S2
327/PB7 U1 -17 A01X+026988Y-038051X0079Y0315R090S2
327/UD- U1 -16 A01X+026988Y-037913X0079Y0315R090S2
327/UD+ U1 -15 A01X+026988Y-037776X0079Y0315R090S2
327/PB12 U1 -14 A01X+027057Y-037431X0315Y0079R090S2
327/PB13 U1 -13 A01X+027195Y-037431X0315Y0079R090S2
327/TIO U1 -12 A01X+027333Y-037431X0315Y0079R090S2
327/TCK U1 -11 A01X+027470Y-037431X0315Y0079R090S2
327/NFC- U1 -10 A01X+027608Y-037431X0315Y0079R090S2
327/NFC+ U1 -9 A01X+027746Y-037431X0315Y0079R090S2
327/NFCM U1 -8 A01X+027884Y-037431X0315Y0079R090S2
327/NFCI U1 -7 A01X+028022Y-037431X0315Y0079R090S2
327/TXD1 U1 -6 A01X+028159Y-037431X0315Y0079R090S2
327/RXD1 U1 -5 A01X+028297Y-037431X0315Y0079R090S2
327/PA7 U1 -4 A01X+028435Y-037431X0315Y0079R090S2
327+3V3 U1 -3 A01X+028573Y-037431X0315Y0079R090S2
327NET-(U1-VSW) U1 -2 A01X+028711Y-037431X0315Y0079R090S2
327NET-(U1-VDCIA) U1 -1 A01X+028848Y-037431X0315Y0079R090S2
327GND R2 -2 A01X+024222Y-029646X0315Y0374R000S2
327NET-(J1-CC1) R2 -1 A01X+023573Y-029646X0315Y0374R000S2
327NET-(C10-PAD2) C6 -2 A01X+026398Y-033396X0354Y0374R270S2
327NET-(C4-PAD2) C6 -1 A01X+026398Y-034006X0354Y0374R270S2
327GND C13 -2 A01X+030453Y-036535X0394Y0571R000S2
327+3V3 C13 -1 A01X+029705Y-036535X0394Y0571R000S2
327NET-(U1-VSW) L3 -2 A01X+032283Y-035763X0344Y0472R270S2
327NET-(U1-VDCIA) L3 -1 A01X+032283Y-036599X0344Y0472R270S2
327/NFCM R4 -2 A01X+030748Y-034537X0315Y0374R090S2
327/NFCI R4 -1 A01X+030748Y-033888X0315Y0374R090S2
327GND AE1 -2 A01X+030689Y-044563X0354Y0327R180S2
327NET-(AE1-PAD1) AE1 -1 A01X+031516Y-044557X0197Y0197R180S2
327+3V3 D3 -2 A01X+023976Y-045025X0384Y0551R270S2
327NET-(D3-K) D3 -1 A01X+023976Y-045763X0384Y0551R270S2
327NET-(C17-PAD1) L4 -2 A01X+030259Y-041637X0344Y0374R045S2
327NET-(U1-ANT) L4 -1 A01X+029820Y-041198X0344Y0374R045S2
327NET-(JP3-B) JP3 -2 A01X+028780Y-027854X0394Y0197R270S2
327/ANT+ JP3 -1 A01X+028780Y-028366X0394Y0197R270S2
327NET-(C10-PAD2) C12 -2 A01X+026407Y-032126X0354Y0374R180S2
327GND C12 -1 A01X+027018Y-032126X0354Y0374R180S2
327/ANT+ R5 -2 A01X+028858Y-030817X0315Y0374R270S2
327NET-(C11-PAD1) R5 -1 A01X+028858Y-031467X0315Y0374R270S2
327NET-(C11-PAD1) C5 -2 A01X+028878Y-033435X0354Y0374R270S2
327NET-(C3-PAD1) C5 -1 A01X+028878Y-034045X0354Y0374R270S2
327NET-(JP4-B) JP4 -2 A01X+026378Y-027854X0394Y0197R270S2
327/ANT- JP4 -1 A01X+026378Y-028366X0394Y0197R270S2
327NET-(C4-PAD2) L2 -2 A01X+026454Y-035371X0344Y0374R225S2
327/NFC- L2 -1 A01X+026892Y-035810X0344Y0374R225S2
327NET-(J2-IN) R11 -2 A01X+030766Y-043064X0315Y0374R135S2
327NET-(C17-PAD1) R11 -1 A01X+031226Y-042605X0315Y0374R135S2
327/NFC+ TP1 -1 A01X+028051Y-036260X0394Y0000R000S2
327NET-(C4-PAD2) C4 -2 A01X+026407Y-034685X0354Y0374R180S2
327GND C4 -1 A01X+027018Y-034685X0354Y0374R180S2
327ET-(J4-PIN_14) R12 -2 A02X+027411Y-028937X0315Y0374R000S1
327/ANT- R12 -1 A02X+026762Y-028937X0315Y0374R000S1
327/ANT+ R13 -2 A02X+028781Y-030039X0315Y0374R180S1
327ET-(J4-PIN_13) R13 -1 A02X+029431Y-030039X0315Y0374R180S1
999

53
ch585_dev/production/positions.csv Normal file
View File

@@ -0,0 +1,53 @@
Designator,Mid X,Mid Y,Rotation,Layer
AE2,70.065,-65.0,0.0,top
B1,67.0,-68.8,90.0,top
B2,73.0,-68.8,90.0,top
C1,61.393449,-85.293449,180.0,top
C11,72.55,-81.6,180.0,top
C12,67.85,-81.6,180.0,top
C13,76.4,-92.8,0.0,top
C14,71.8,-103.4,270.0,top
C15,79.8,-93.1,270.0,top
C16,75.1,-102.9,45.0,top
C17,78.8,-106.6,45.0,top
C2,61.393449,-92.193449,180.0,top
C3,72.55,-88.1,180.0,top
C4,67.85,-88.1,180.0,top
C5,73.35,-85.7,90.0,top
C6,67.05,-85.6,90.0,top
C7,79.9,-85.3,90.0,top
C8,76.5,-88.5,270.0,top
D1,60.293449,-82.093449,135.0,top
D2,64.1,-107.2,180.0,top
D3,60.9,-115.3,90.0,top
D4,57.9,-115.3,90.0,top
J1,52.5,-76.6,270.0,top
J2,75.2,-110.1,180.0,top
J3,89.63,-76.7,90.0,top
J4,80.37,-75.45,90.0,bottom
J5,51.995,-95.37,0.0,top
J6,90.095,-95.37,0.0,top
L1,72.75,-90.4,45.0,top
L2,67.75,-90.4,135.0,top
L3,82.0,-91.9,90.0,top
L4,76.3,-105.2,315.0,top
R1,60.7,-78.6,0.0,top
R10,80.0,-109.3,270.0,top
R12,68.8,-73.5,180.0,bottom
R13,73.93,-76.3,0.0,bottom
R14,82.63,-74.2,90.0,top
R15,80.23,-80.2,270.0,top
R2,60.7,-75.3,0.0,top
R3,77.3,-84.5,180.0,top
R4,78.1,-86.9,270.0,top
R5,73.3,-79.1,90.0,top
R6,67.1,-79.1,90.0,top
R7,62.4,-103.4,0.0,top
R8,61.0,-106.2,270.0,top
R9,58.1,-111.0,180.0,top
SW1,53.2,-111.2,0.0,top
SW2,53.2,-115.3,180.0,top
U1,71.0,-97.525,0.0,top
U2,61.393449,-88.893449,90.0,top
Y1,81.7,-96.4,225.0,top
Y2,68.9,-104.05,180.0,top
1 Designator Mid X Mid Y Rotation Layer
2 AE2 70.065 -65.0 0.0 top
3 B1 67.0 -68.8 90.0 top
4 B2 73.0 -68.8 90.0 top
5 C1 61.393449 -85.293449 180.0 top
6 C11 72.55 -81.6 180.0 top
7 C12 67.85 -81.6 180.0 top
8 C13 76.4 -92.8 0.0 top
9 C14 71.8 -103.4 270.0 top
10 C15 79.8 -93.1 270.0 top
11 C16 75.1 -102.9 45.0 top
12 C17 78.8 -106.6 45.0 top
13 C2 61.393449 -92.193449 180.0 top
14 C3 72.55 -88.1 180.0 top
15 C4 67.85 -88.1 180.0 top
16 C5 73.35 -85.7 90.0 top
17 C6 67.05 -85.6 90.0 top
18 C7 79.9 -85.3 90.0 top
19 C8 76.5 -88.5 270.0 top
20 D1 60.293449 -82.093449 135.0 top
21 D2 64.1 -107.2 180.0 top
22 D3 60.9 -115.3 90.0 top
23 D4 57.9 -115.3 90.0 top
24 J1 52.5 -76.6 270.0 top
25 J2 75.2 -110.1 180.0 top
26 J3 89.63 -76.7 90.0 top
27 J4 80.37 -75.45 90.0 bottom
28 J5 51.995 -95.37 0.0 top
29 J6 90.095 -95.37 0.0 top
30 L1 72.75 -90.4 45.0 top
31 L2 67.75 -90.4 135.0 top
32 L3 82.0 -91.9 90.0 top
33 L4 76.3 -105.2 315.0 top
34 R1 60.7 -78.6 0.0 top
35 R10 80.0 -109.3 270.0 top
36 R12 68.8 -73.5 180.0 bottom
37 R13 73.93 -76.3 0.0 bottom
38 R14 82.63 -74.2 90.0 top
39 R15 80.23 -80.2 270.0 top
40 R2 60.7 -75.3 0.0 top
41 R3 77.3 -84.5 180.0 top
42 R4 78.1 -86.9 270.0 top
43 R5 73.3 -79.1 90.0 top
44 R6 67.1 -79.1 90.0 top
45 R7 62.4 -103.4 0.0 top
46 R8 61.0 -106.2 270.0 top
47 R9 58.1 -111.0 180.0 top
48 SW1 53.2 -111.2 0.0 top
49 SW2 53.2 -115.3 180.0 top
50 U1 71.0 -97.525 0.0 top
51 U2 61.393449 -88.893449 90.0 top
52 Y1 81.7 -96.4 225.0 top
53 Y2 68.9 -104.05 180.0 top

4
ch585_dev/sym-lib-table Normal file
View File

@@ -0,0 +1,4 @@
(sym_lib_table
(version 0)
(lib (name "ch585_dev-altium-import")(type "KiCad")(uri "${KIPRJMOD}/ch585_dev-altium-import.kicad_sym")(options "")(descr ""))
)

BIN
hp3478a-ch32-ext/hp3478a-ch32-ext-backups/hp3478a-ch32-ext-2025-08-14_163610.zip
View File

Binary file not shown.

BIN
hp3478a-ch32-ext/hp3478a-ch32-ext-backups/hp3478a-ch32-ext-2025-08-14_164757.zip
View File

Binary file not shown.

BIN
hp3478a-ch32-ext/hp3478a-ch32-ext-backups/hp3478a-ch32-ext-2025-12-05_013052.zip Normal file
View File

Binary file not shown.

BIN
hp3478a-ch32-ext/hp3478a-ch32-ext-backups/hp3478a-ch32-ext-2025-12-05_114316.zip Normal file
View File

Binary file not shown.

1
hp3478a-ch32-ext/~hp3478a-ch32-ext.kicad_pcb.lck
View File

@@ -1 +0,0 @@
{"hostname":"eirin","username":"mira"}

BIN
lm399/lm399-backups/lm399-2026-01-02_173205.zip Normal file
View File

Binary file not shown.

BIN
lm399/lm399-backups/lm399-2026-01-03_001958.zip Normal file
View File

Binary file not shown.

2
lm399/lm399.kicad_pro
View File

@@ -522,7 +522,7 @@
"plot": "", "plot": "",
"pos_files": "", "pos_files": "",
"specctra_dsn": "", "specctra_dsn": "",
"step": "", "step": "lm399.stl",
"svg": "", "svg": "",
"vrml": "" "vrml": ""
}, },

56447
lm399/lm399.step Normal file
View File

File diff suppressed because it is too large Load Diff

229014
lm399/lm399.stl Normal file
View File

File diff suppressed because it is too large Load Diff

1
lm399/~lm399.kicad_sch.lck
View File

@@ -1 +0,0 @@
{"hostname":"eirin","username":"mira"}